Low Power Carry Look-Ahead Adder using Transmission Gate Multiplexer
نویسندگان
چکیده
منابع مشابه
Design of Low Power Carry Look-Ahead Adder Using Single Phase Clocked Quasi-Static Adiabatic Logic
Efficiency of adiabatic circuits is determined by the adiabatic and non-adiabatic losses incurred by them during the charging and recovery operations. Lesser be the losses more energy efficient would be the circuit. In this paper, a new approach i.e., Complementary Energy Path Adiabatic Logic (CEPAL), is presented to minimize power dissipation in quasi static energy recovery logic (QSERL). It o...
متن کامل5TClocked Carry Look Ahead Adder Design Using MIFG
Abstract-Low-voltage and low-power circuit structures are substantive for almost all mobile electronic gadgets which generally have mixed mode circuit structures embedded with analog sub-sections. Using the reconfigurable logic of multiinput floating gate MOSFETs, 4-bit full adder has been designed for 1.8V operation. Multi-input floating gate (MIFG) transistors have been anticipating in realiz...
متن کاملHigh Speed and Independent Carry Chain Carry Look Ahead Adder (cla) Implementation Using Cadence-eda
In this paper focuses on carry -look ahead adders have done research on the design of high-speed, low-area, or low-power adders. Addition is the fundamental operation for any VLSI processors or digital signal processing. The main objective of this paper is to reduce the propagation delay and gate count of the Carry look-Ahead Adder (CLA).Which will also reflect in the reduction of area and powe...
متن کاملDesign and Implementation of Low Power 8-bit Carry-look Ahead Adder Using Static CMOS Logic and Adiabatic Logic
Addition forms the basic structure for many processing operations like counting, multiplication, filtering etc. Adder circuits that add two binary numbers are of great interest for many designers. The simplest approach to design an adder is to implement gates to yield the required logic function. Carry-look ahead adder is a major functional block in arithmetic logic unit due to its high speed o...
متن کاملDesign Consideration of Dual Threshold Logic for High Performance and Ultralow Power Carry Look-Ahead Adder
This paper presents the design of high performance and ultralow power 8-bit carry-look-ahead adder circuits using two-phase modified dual-threshold voltage (dual-VT) domino logic method with the feed through logic concept. The proposed concepts are provides lower delay and dynamic power consumption; due to these two advantages it perform better in high fan-out and high switching frequencies. Th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Emerging Trends in Engineering Research
سال: 2020
ISSN: 2347-3983
DOI: 10.30534/ijeter/2020/03812020